Dashboard

Find Content

Refine Results
Related Content

Active Tags

  • 3238 Results
  • Items Per Page

SAS* and Intel: The Solution for Data Preparation and Deployment

See how by combining SAS* grid, Intel® platforms, Hadoop*, and EDW, you can expedite data preparation and deployment, while improving data quality.

Preview | Download

SAS* and Intel: Storage Cost Reduction Solution White Paper

See the benefits of Hadoop*, SAS*, and Intel with scalable enterprise solutions that extract value from data while providing storage cost reductions.

Preview | Download

SAS* and Intel: Rack Architecture for Big Data Analytics

By using SAS* rack architecture to connect SAS Analytics* with Hadoop* and EDWs, your big data system can yield insights and improve decision making.

Preview | Download

DDR3 1333 MHz Non-ECC SODIMM Validation Results

Test results for DDR3 1333 MHz Non-ECC SODIMM modules on Intel® P55 Express Chipset-based motherboards as guidance to module performance.

DDR3 1066 MHz Unbuffered Non-ECC Memory Validation Results

Test results for DDR3 1066 MHz unbuffered DIMM non-ECC modules on Intel® X58 Express Chipset-based platforms as guidance to module performance.

FBDIMM and AMB Validation Process

Overviews verification process for industry and Intel’s specification compliance, showing module and component functionality in Intel® systems.

Entertainment marketing with Intel® Xeon® processors

Intel® Xeon® processor performance and memory capacity help Caesars Entertainment enhance the customer experience.

4th Gen Mobile Intel® Core™ Processor Platform Design Addendum

Design Addendum: Updates the 4th generation mobile Intel® Core™ processor platform with guidelines for ECC memory routing. (v.2.4, June 2014)

Intel® 5000P Chipset MCH BSDL

BSDL file: The Intel® 5000P chipset MCH BSDL with the latest stepping (B3 and G1) for the Intel® Xeon® Processor 5000 series. (v.1, Oct. 2006)

Intel® Ethernet Controllers 82574/82583 to I210/I211: Design Guide

Design Guide: Requirements for a dual 82574/82583 migration to I210/I211 design as exact pin-compatibility was not possible. (v1.5, Jul. 2012)