

Risc-V : Introduction to the open era of computing

Anand Venkitasubramani , Programmable Solutions Group, Intel
04 November 2023




intel®

Agenda

- Risc-V overview
- Risc-V in Intel
- Risc-V opportunities at Intel
- Summary

Intel India Education Conclave: Empowering educators and innovation

Ice breaker



Product	Manufacturer	Processor	RAM	Official Linux Support	Price	Store Page
BeagleV-Ahead	BeagleBoard	TH1520 (T-Head XuanTie C910)	LPDDR4 4GB	Yocto, Ubuntu	\$150-\$170	BeagleBoard Website
Star64	Pine64	StarFive JH7110	LPDDR4 4GB/8GB	Unknown	\$70/\$90	Pine64 Website
Ox64	Pine64	Bouffalo Lab BL808 (T-Head XuanTie C906)	PSRAM 64MB	Unknown	\$8 (WiFi only)	Pine64 Website
VisionFive2	StarFive	StarFive JH7110	LPDDR4 2GB/4GB/8GB	Debian, Ubuntu	\$80-\$100	StarFive Website
Mars	Milk-V	StarFive JH7110	LPDDR4 1GB/2GB/4GB/8GB	Unknown	New Release*	Milk-V Website
Duo	Milk-V	SOPHGO CV1800B (T-Head XuanTie C906)	DDR? 64MB	Unknown	\$9 (Ethernet opt)	Milk-V Website
Nezha	Sipeed	AllWinner D1-H (T-Head XuanTie C906)	DDR3 1GB/2GB	Tina, Ubuntu	\$112	Sipeed - AllExpress
Lichee RV Dock	Sipeed	AllWinner D1 (T-Head XuanTie C906)	DDR3 512MB	Debian, Tina, Ubuntu	\$38 (WiFi only)	Sipeed - AllExpress
LicheePi 4A	Sipeed	TH1520 (T-Head XuanTie C910)	LPDDR4X 4GB/8GB/16GB	Debian, Fedora	\$119	Sipeed - AllExpress
FIVEBerry-A0A	Aries Embedded	Renesas RZ/Five (AndesCore AX45MP)	DDR4 512MB	Yocto	119€	Aries Embedded Website
MQ-Pro (D1)	MangoPi	AllWinner D1 (T-Head XuanTie C906)	DDR3 512MB/1GB	Tina	\$25 (WiFi only)	MangoPi Website

<https://github.com/riscvarchive/riscv-cores-list>



Risc-V benefits


- Its open-standard nature, which allows collaboration and innovation across the industry
- Common ISA, which helps make software development easier since all processors could potentially use the same architecture.
- Availability of smaller, energy-efficient, and modular options
- Security features, which are available through open-source reference designs, software composition analysis tools, and security extensions.

Risc-V applications

- **Wearables, Industrial, IoT, and Home Appliances.** RISC-V processors are ideal for meeting the power requirements of space-constrained and battery-operated designs.
- **Smartphones.**
- **Automotive, High-Performance Computing (HPC), and Data Centers.**
- **Aerospace and Government.** RISC-V offers high reliability and security for these use applications.
- **List is endless**


Risc-V in Intel FPGA

Indicators and innovation




Nios® V/g General Purpose Processor

- RV32IMA(F)Zicsr_Zicbom
- Highest performance Nios V processor
- Supports RTOS embedded system



Nios® V/m Microcontroller

- RV32IAZicsr (Pipelined) & RV32IZicsr (Non-Pipelined)
- Supports RTOS embedded system
- Balanced for performance and size



Nios® V/c Compact Microcontroller

- RV32I
- No debug
- Smallest Nios V processor for non-interrupt-driven control application

Intel India



Risc-V ISA

Open RISC-V Reference Card ①

Base Integer Instructions: RV32I and RV64I				RV Privileged Instructions				
Category	Name	Fmt	RV32I Base	RV64I	Category	Name	Fmt	RV mnemonic
Shifts	Shift Left Logical	R	SLL rd,rs1,rs2	SLLW rd,rs1,rs2	Trap	Mach-mode trap return	R	MRET
	Shift Left Imm.	I	SLLI rd,rs1,shamt	SLLIW rd,rs1,shamt	Supervisor-mode trap return	R	SRET	
	Shift Right Logical	R	SRL rd,rs1,rs2	SRLW rd,rs1,rs2	Interrupt	Wait for Interrupt	R	WFI
	Shift Right Imm.	I	SRLI rd,rs1,shamt	SRLIW rd,rs1,shamt	MMU	Virtual Memory Fence	R	SEENCE.VMA rs1,rs2
	Shift Right Arithmetic	R	SRA rd,rs1,rs2	SRAW rd,rs1,rs2	Examples of the 60 RV Pseudoinstructions			
Shift Right Arith. Imm.	I	SRAI rd,rs1,shamt	SRAIW rd,rs1,shamt	Branch = 0 (BEQ rs,x0,imm)	J	BEQ2 rs,imm		
Arithmetic	ADD	R	ADD rd,rs1,rs2	ADDW rd,rs1,rs2	Jump (uses rd,x0,imm)	J	J	imm
	ADD Immediate	I	ADDI rd,rs1,imm	ADDIW rd,rs1,imm	Move (uses ADDI rd,rs,0)	R	MV rd,rs	
	SUB	R	SUB rd,rs1,rs2	SUBW rd,rs1,rs2	Return (uses JALR x0,0,rs)	I	RET	
	SUB Immediate	I	SUBI rd,rs1,imm	SUBIW rd,rs1,imm				
Load Upper Imm	U	LUI rd,imm						
Add Upper Imm to PC	U	AUIPC rd,imm						
Logical	XOR	R	XOR rd,rs1,rs2					
	XOR Immediate	R	XORI rd,rs1,imm					
	OR	R	OR rd,rs1,rs2					
	OR Immediate	I	ORI rd,rs1,imm					
	AND	R	AND rd,rs1,rs2					
AND Immediate	I	ANDI rd,rs1,imm						
Compare	Set	R	SLT rd,rs1,rs2					
	Set < Immediate	I	SLTI rd,rs1,imm					
	Set < Unsigned	R	SLTU rd,rs1,rs2					
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm					
Branches	Branch =	B	BEQ rs1,rs2,imm					
	Branch >	B	BNE rs1,rs2,imm					
	Branch <	B	BLT rs1,rs2,imm					
	Branch ≥	B	BGE rs1,rs2,imm					
	Branch < Unsigned	B	BLTU rs1,rs2,imm					
Jump & Link	JAL	J	JAL rd,imm					
	JALR	J	JALR rd,rs1,imm					
Synch	Synch thread	I	FENCE					
	Synch Instr & Data	I	FENCE.I					
Environment	CALL	I	ECALL					
	BREAK	I	EBREAK					
Control Status Register (CSR)	Read/Write	I	CSRRW rd,csr,rs1					
	Read & Set Bit	I	CSRRS rd,csr,rs1					
	Read & Clear Bit	I	CSRRC rd,csr,rs1					
	Read/Write Imm	I	CSRRIW rd,csr,imm					
	Read & Set Bit Imm	I	CSRRSI rd,csr,imm					
Read & Clear Bit Imm	I	CSRRCI rd,csr,imm						
Loads	Load Byte	I	LB rd,rs1,imm					
	Load Halfword	I	LH rd,rs1,imm					
	Load Byte Unsigned	I	LBU rd,rs1,imm					
	Load Half Unsigned	I	LHU rd,rs1,imm					
	Load Word	I	LW rd,rs1,imm					
Stores	Store Byte	S	SB rs1,rs2,imm					
	Store Halfword	S	SH rs1,rs2,imm					
	Store Word	S	SW rs1,rs2,imm					

32-bit Instruction Formats																						
R	31	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	7	6	opcode	0
I	func7	rs2	rs1	func3	rs1	func3	rs2	rs1	func3	rs2	rs1	func3	rs2	rs1	func3	rs2	rs1	func3	rd	opcode		
S	imm[11:0]	rs2	rs1	func3	imm[4:0]	opcode													rd	opcode		
B	imm[12:10:5]	rs2	rs1	func3	imm[4:11]	opcode													rd	opcode		
U					imm[31:12]	rd	opcode												rd	opcode		
J					imm[20:10:11:19:12]	rd	opcode												rd	opcode		

32-bit RISC-V Instruction formats

Format	Bit																														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
Register/register	func7							rs2					rs1					func3			rd		opcode								
Immediate	imm[11:0]											rs1					func3			rd		opcode									
Upper immediate	imm[31:12]											rs2					func3			rd		opcode									
Store	imm[11:5]							rs2					rs1					func3			imm[4:0]		opcode								
Branch	[12]	imm[10:5]					rs2					rs1					func3			imm[4:1]		[11]	opcode								
Jump	[20]	imm[10:1]					[11]	imm[19:12]					rs2					func3			rd		opcode								

- opcode (7 bits). Partially specifies which of the 6 types of instruction formats.
- func7 (7 bits) and func3 (3 bits). These two fields extend the opcode field to specify the operation to be performed.
- rs1, rs2, or rd (5 bits). Specifies, by index, the register, resp., containing the first operand (i.e., source register), second operand, and destination register to which the computation result will be directed.

RV32IMAC

LR.W

SC.W

AMOAND.W

AMOOR.W

AMOXOR.W

AMOADD.W

AMOMIN.W

AMOMAX.W

AMOMINU.W

AMOMAXU.W

← 32 bits →

RV32A

Atomic Instruction ISA Extension

MULH

DIV

MUL

REM

REMU

MULHU

DIVU

← 32 bits →

RV32IM

Integer Multiplication and Division ISA Extension

ADD

ADDI

AND

ANDI

BEQ

C.LW

C.AND

C.FLW

C.ANDI

C.FLD

C.OR

C.LWSP

C.XOR

C.FLWSP

C.LI

C.FLDSP

C.LUI

C.SW

C.SLLI

C.FSW

C.SRLI

C.FSWSP

C.BGE

C.FSDSP

C.BGEU

C.ADD

C.CJR

C.ADDI

C.JAL

C.ADDI16SP

C.JALR

C.ADDI4SPN

C.EBREAK

C.SWSP

C.BEQZ

C.FSWSP

C.BNEZ

C.FSDSP

C.CJ

C.ADD

C.CJR

C.LB

C.LH

C.LW

C.SB

C.BLTU

C.LBU

C.LHU

C.SW

C.SH

C.JAL

C.SRRW

C.CSRRS

C.CSRRC

C.ECALL

C.JALR

C.SRRWI

C.CSRRSI

C.CSRRCI

C.EBREAK

C.SUB

C.SUB

C.MV

← 16 bits →

RV32I

Base Integer ISA

RV32C

Compressed ISA Extension




Risc-V Instructions


novation

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	-
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	-
x4	tp	Thread pointer	-
x5	t0	Temporary / alternate link register	Caller
x6-7	t1-2	Temporaries	Caller
x8	s0/fp	Saved-register / frame-pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments / return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller
Floating-Point Registers			
f0-7	ft0-7	FP temporaries	Caller
f8-9	fs0-1	FP saved registers	Callee
f10-11	fa0-1	FP arguments / return values	Caller
f12-17	fa2-7	FP arguments	Caller
f18-27	fa2-11	FP saved registers	Callee
f28-31	ft8-11	FP temporaries	Caller

Assembly	C	Description
add x1, x2, x3	a = b + c	a=x1, b=x2, c=x3
sub x3, x4, x5	d = e - f	d=x3, e=x4, f=x5
add x0, x0, x0	NOP	Writes to x0 are always ignored
add x3, x4, x0	f = g	f=x3, g=x4
addi x3, x4, -10	f = g - 10	f=x3, g=x4
lw x10, 12(x13) # 12 = 3x4 add x11, x12, x10	int A[100]; g = h + A[3];	Reg x10 gets A[3] g=x11, h=x12
lw x10, 12(x13) # 12 = 3x4 add x10, x12, x10 sw x10, 40(x13) # 40 = 10x4	int A[100]; A[10] = h + A[3];	Reg x10 gets A[3] h=x12 Reg x10 gets h + A[3]
bne x13, x14, done add x10, x11, x12 done:	if (i == j) f = g + h;	f=x10, g=x11, h=x12, i=x13, j=x14
bne x10, x14, else add x10, x11, x12 j done else: sub x10, x11, x12 done:	if (i == j) f = g + h; else f = g - h;	f=x10, g=x11, h=x12, i=x13, j=x14



Risc-V Interrupts



mtvec + (4 * X)
...
mtvec + 0x40
mtvec + 0x3C
mtvec + 0x38
mtvec + 0x34
mtvec + 0x30
mtvec + 0x2C
mtvec + 0x28
mtvec + 0x24
mtvec + 0x20
mtvec + 0x1C
mtvec + 0x18
mtvec + 0x14
mtvec + 0x10
mtvec + 0x0C
mtvec + 0x08
mtvec + 0x04
mtvec + 0x00

CLINT
Machine Mode
Interrupt Vector
Table

Local Interrupts, ID: 16...X

External Interrupt, ID: 11

Timer Interrupt, ID: 7

Software Interrupt, ID: 3

Reserved

Vector Table Base Address
mtvec + (4 * Interrupt ID)


CSR	Description
mcause	Contains the cause value of the exception/interrupt. See Section 8.7.5 for more description.
mepc	Contains the pc where the exception occurs.
mtval	If the cause is a load/store fault, this register has the value of the problematic address. If it is an invalid instruction, it provides the instruction that the core tried to execute.
mstatus	Contains the interrupt enables, privilege modes, and general status of execution. See Section 8.7.1 for more description.
mtvec	Contains the vector that the core will jump to when an exception occurs. If this is not a valid executable value, you may get a double exception when jumping to the exception handler, so it is important to look at all these registers when the exception FIRST occurs. See Section 8.7.2 for more description.

Priority	Exception Code	Description
Highest	3	Instruction address breakpoint
	12	Instruction page fault
	1	Instruction access fault
	2	Illegal instruction
	0	Instruction address misaligned
	8, 9, 11	Environment call
	3	Environment break
	3	Load/Store/AMO address breakpoint
	6	Store/AMO address misaligned
	4	Load address misaligned
	15	Store/AMO page fault
	13	Load page fault
Lowest	7	Store/AMO access fault
	5	Load access fault




Security, access control

Security Through Separation



TrustZone (Armv8-A) to WorldGuard




Security, access control in Risc-V

and innovation

Simplicity and Openness <ul style="list-style-type: none">▪ Simple and Modular ISA▪ Open ISA and open cores▪ Transparency and high assurance▪ End of security through obscurity	S-O	PL	Execution Privilege Levels <ul style="list-style-type: none">▪ Machine – always present▪ Supervisor – OS's (e.g., Linux)▪ (Hypervisor – work in progress)▪ User - Applications
User-mode Interrupts (“N”) <ul style="list-style-type: none">▪ Optional extension▪ Interrupts delegated to userland▪ Hardware transfers control directly to U-mode▪ Intended for securing constrained embedded devices<ul style="list-style-type: none">• M + U mode	N	PMP	Physical Memory Protection <ul style="list-style-type: none">▪ Whitelist-based▪ Number of PMP entries can vary▪ Configurable by the M-mode▪ Controls accesses of U- and S-mode to memory


Intel India Edu

Functional Safety



Meeting FuSa is an *art* of finding *possibilities* to achieve safety at a holistic level

Functional safety standards





Definition of Functional Safety

Risk judged to be unacceptable in certain context according to valid societal moral concept

Potential source of harm

Absence of **unreasonable risk** due to **hazards** caused by **malfunctioning behaviour** of Electrical/Electronic systems.

Failure or unintended behavior of an item with respect to its design intent



"Absence of unreasonable risk due to hazards caused by malfunctions"

Risc-V Debug, Trace

- Getting competitive with Coresight and external debugger/trace HW solutions
- Nexus is the trace format



The screenshot shows the Ashling IDE interface with several panes open:

- Source Code:** Shows the C code for `sum.c`. The `main` function calls `calculate_sum` with `val1` and `val2`.
- Disassembly:** Shows the assembly code for the `main` function, including instructions like `str w1, [sp, #8]`, `add sp, sp, #0x20`, and `ret`.
- Registers:** A table of general registers (x0-x26) with their values. For example, `x0` is `0x0`, `x1` is `0x0`, and `x2` is `0x14000040`.
- Console:** Shows the output of the debugger, including the connection status: "Connected to target device configured as: Cortex-A53 (currently) in Little Endian mode. Connected to target via OpenJTAG (dtsbank:v0.0.1-0, firmware:v1.5.2-H) at 1MHz. Waiting for debugger connection on port 57101 for core 0. Press 'Q' to Quit. Got a debugger connection from 127.0.0.1 on port 57101."
- Memory:** Shows the memory dump for address `0x14000100`, displaying hexadecimal and decimal values.



Intel Inc
Intel

Innovation

Modelling on Virtual Platforms and Simics



HW/SW
Interface



Fast, function-accurate, full-system virtual platform


Simulate any computer-based system on a standard PC, server, or cloud server

Run the full software stack – firmware, boot code, OS, drivers, applications, middleware


<https://www.intel.com/content/www/us/en/developer/articles/technical/simics-simulator-technology.html>

Simics Level of Abstraction

Goal: Fast & scalable simulation



Transaction-level modeling (TLM)




Lazy and agile modeling

Build out platform from core to all over time



Goal: run the real software



Target model includes all software-visible functional aspects of hardware, such as processor instructions, supervisor modes, device registers, interrupts, etc.

Model function & basic timing

Processor instruction set	System memory map (not bus system)	Device register interface
Loose timing model	Packet-level models of networks	Event-driven simulation, not cycle-driven

Add timing and march when needed

Processor simulators from designers	Cycle-accurate hardware models	Cache model (timing)
Processor timing models	Power models	

Risc-V opportunities for students

- <https://riscv.org/>
- <https://shakti.org.in/>
- Risc-V simulators - QEMU
- Opportunities for students to work on Risc-V at Intel/PSG on
 - Design, Verification, Physical Design, FPGA emulation, Silicon validation ...
- Short term internships – 6 months
- Long term internship – 1 year
- College graduate hiring

Summary

- Risc-V is open and is gaining fast and wide acceptance
 - With many vendors and many SoC products in the field
- Risc-V has limitless opportunities and potential for all types of computing.
- Intel is working on advanced products with Risc-V based CPUs with best-in-class PPA

Intel India Education Conclave: Empowering educators and innovation

Quiz

- What does V stand in Risc-V for ?
- How many registers in ISA ?
- What is r0's specialty ?

Intel India Education Conclave: Empowering educators and innovation