# Risc-V : Introduction to the open era of computing

Anand Venkitasubramani , Programmable Solutions Group, Intel 04 November 2023



- man and in a constant of the educators and in a con



Product	Manufacturer	Processor	RAM	Official Linux Support	Price	Store Page
BeagleV-Ahead	BeagleBoard	TH1520 (T-Head XuanTie C910)	LPDDR4 4GB	Yocto, Ubuntu	\$150-\$170	BeagleBoard Website
Star64	Pine64	StarFive JH7110	LPDDR4 4GB/8GB	Unknown	\$70/\$90	Pine64 Website
Ox64	Pine64	Bouffalo Lab BL808 (T-Head XuanTie C906)	PSRAM 64MB	Unknown	\$8 (WiFi only)	Pine64 Website
VisionFive2	StarFive	StarFive JH7110	LPDDR4 2GB/4GB/8GB	Debian, Ubuntu	\$80-\$100	StarFive Website
Mars	Milk-V	StarFive JH7110	LPDDR4 1GB/2GB/4GB/8GB	Unknown	New Release*	Milk-V Website
Juo	Milk-V	SOPHGO CV1800B (T-Head XuanTie C906)	DDR? 64MB	Unknown	\$9 (Ethernet opt)	Milk-V Website
Nezha	Sipeed	AllWinner D1-H (T-Head XuanTie C906)	DDR3 1GB/2GB	Tina, Ubuntu	\$112	Sipeed - AliExpress
Lichee RV Dock	Sipeed	AllWinner D1 (T-Head XuanTie C906)	DDR3 512MB	Debian, Tina, Ubuntu	\$38 (WiFi only)	Sipeed - AliExpress
LicheePi 4A	Sipeed	TH1520 (T-Head XuanTie C910)	LPDDR4X 4GB/8GB/16GB	Debian, Fedora	\$119	Sipeed - AliExpress
FIVEBerry-A0A	Aries Embedded	Renesas RZ/Five (AndesCore AX45MP)	DDR4 512MB	Yocto	119€	Aries Embedded Website
MQ-Pro (D1)	MangoPi	AllWinner D1 (T-Head XuanTie C906)	DDR3 512MB/1GB	Tina	\$25 (WiFi only)	MangoPi Website
ht	tps://git	hub.com/riscvarch	nive/riscv-cores	-list		
Intel						

### **Risc-V**: Overview

- Started as a research project in Berkeley in 2010
- Open, non-profit standard
- ISA and extensions are royalty-free
- Can build solutions and services on top of it
- Open-ness leads to more contribution and innovation
- Rapid adoption by IP providers, SoC companies, OEMs

intel

- Modular ISA with small base ISA and several optional extensions
- IEEE-754 floating point support
- 32 and 64bit address e space
  - Supports multicores
  - Compressed instruction
- Allows custom extensions
- 4 Privilege levels

set

- 32 registers for base ISA
- Source https://riscv.org/



#### Industry innovation on RISC-V





## **Risc-V** benefits

innovation •Its open-standard nature, which allows collaboration and innovation across the cators industry

- •Common ISA, which helps make software development easier since all processors could potentially use the same architecture.
- •Availability of smaller, energy-efficient, and modular options
- •Security features, which are available through open-source reference designs, software composition analysis tools, and security extensions. Intel India Education

## **Risc-V** applications

innovation •Wearables, Industrial, IoT, and Home Appliances. RISC-V processors are ideal for meeting the power requirements of space-constrained and battery-operated designs.
Smartphones.
Automotive, High-Performance Computing (HPC), and Data Centers.

mtelmdia Education Conclus •Aerospace and Government. RISC-V offers high reliability and security for these use

#### **Risc-V in Intel FPGA**

Arithmetic

logic unit

proce	essor	Exception controller	Intéger Mul/Div					
Timer	ECC	JTAG debug module	Floating point unit					
I-cache	D- cache	ТСМ	Custom instruction					

#### Nios® V/g General Purpose Processor

• RV32IMA(F)Zicsr\_Zicbom

32-bit

- Highest performance Nios V processor
- Supports RTOS embedded system

	Interrupt controller	Arithmetic logic unit
32-bit processor	ECC	Exception controller
	Timer	JTAG debug module

32-bit	Arithmetic logic unit
processor	ECC

cators and innovation

#### Nios® V/m Microcontroller

- RV32IAZicsr (Pipelined) & RV32IZicsr (Non-Pipelined)
- Supports RTOS embedded system
- Balanced for performance and size

#### Nios® V/c Compact Microcontroller

- RV32I
- No debug
- Smallest Nios V processor for noninterrupt-driven control application

#### **Risc-V ISA**

Base Inte	eger	Instru	ictions: RV32	I and RV64	I			1	<b>RV</b> Privile	ged .	Inst	ructions	
Category Name	Fmt	F	V32I Base	+R	/64I		Cateo	jory	Nan	ne i	Fmt	RV mner	n
Shifts Shift Left Logical	R	SLL	rd,rs1,rs2	SLLW rd,rs	1,rs2		Trap	Mach-m	node trap ret	turn	R	MRET	
Shift Left Log. Imm.	1	SLLI	rd,rs1,shamt	SLLIW rd,rs	1, sham	E	Supe	ervisor-n	node trap ret	urn	<u>R</u>	SRET	
Shift Right Logical	к т	GDLT	rd,rs1,rs2	SRLW IU,IS	1,152		MMU	Virtual	Memory EEN	UCE	R	OPPNOR INA	-
Shint Right Log. Imm.	1	SRLI	rd,rsi,shamu	SRLIW IG, IS	1, Sham		Minio	vircuu	Hemoly I El	CCL .	ĸ	SFENCE.VMA	÷
Shift Right Arithmetic	R	SRA	rd,rs1,rs2	SRAW rd,rs	1,rs2		EX	ampie	s of the o	URV	/ PSe	eudoinstruc	2
Shift Right Arith. Imm.	1	SRAI	rd,rs1,shamt	SRAIW rd,rs	1,sham	t	Bran	cn = 0 (1	3EQ rs, x0, 1	mm)	1	BEQZ rs,1mm	۴.
ADD Immediate	ĸ	ADD	rd,rs1,rs2	ADDW rd,rs	1,r52		J	ump (us	es JAL x0, i	mm)	1	Jimm	
ADD Immediate	1	ADDI	rd,rs1,1mm	ADDIW rd,rs	l,imm		MOV	/e (uses	ADDI rd,rs	,0)	к	MV rd,rs	
SUBtract	R	SUB	rd,rs1,rs2	SUBW rd,rs	1,rs2		RETU	ırn (use:	3 JALR x0,0,	ra)	I	RET	
Load Upper Imm	U	LUI	rd,imm	Option	al Con	ipres	sed (	'16-bit	) Instruct	tion	Exte	ension: RV3	Ľ
Add Upper Imm to PC	U	AUIPC	rd,imm	Category	Name	Fmt		R	VC		F	RISC-V equiva	ıl
Logical XOR	R	XOR	rd,rs1,rs2	Loads Loa	d Word	CL	C.LW	rd	',rsl',imm	n L	w	rd',rsl',i	m
XOR Immediate	I	XORI	rd,rsl,imm	Load \	Vord SP	CI	C.LWS	P rd	,imm	L	w	rd,sp,imm*	4
OR	R	OR	rd,rs1,rs2	Float Load V	Vord SP	CL	C.FLW	l rd	',rsl',imm	n F	LW	rd',rsl',i	m
OR Immediate	I	ORI	rd,rs1,imm	Float Loa	d Word	CI	C.FLW	ISP rd	,imm	F	'LW	rd,sp,imm*	8
AND	R	AND	rd,rs1,rs2	Float Load	Double	CL	C.FLD	) rd	',rsl',imm	n F	LD	rd',rsl',i	m
AND Immediate	I	ANDI	rd,rsl,imm	Float Load Do	uble SP	CI	C.FLD	SP rd	,imm	F	LD	rd, sp, imm*	1
Compare Set <	R	SLT	rd,rs1,rs2	Stores Stor	e Word	CS	C.SW	rs	1',rs2',im	nm S	W .	rs1',rs2',	i
Set < Immediate	I	SLTI	rd,rsl,imm	Store \	Vord SP	CSS	C.SWS	P rs	2,imm	s	JW .	rs2, sp, imm	1
Set < Unsigned	R	SLTU	rd,rs1,rs2	Float Sto	re Word	CS	C.FSW	rs	1',rs2',im	nm F	SW	rs1',rs2',	1
Set < Imm Unsigned	1	SLTIU	rd,rs1,1mm	Float Store V	vord SP	CSS	C.FSW	isp rs	2,1mm	F	SW	rs2,sp,imm	Č.
Branches Branch =	в	BEQ	rsi,rsz,imm	Float Store	Double	CS	C.FSL	rs rs	1.''''	un F	50	191.,192.,	+
Branch ≠	в	BNE	rs1,rs2,imm	Float Store Do	uble SP	CSS	C.FSD	SP rs	2,imm	F	SD	rs2,sp,imm	*
Branch <	в	BLT	rs1,rs2,imm	Arithmetic	ADD	CR	C.ADD	-	rd,rs1	^	1DD	ra,ra,rsi	
Branch ≥	в	BGE	rs1,rs2,imm	ADD Im	nediate	CI	C.ADD	I	rd,imm	A	IDDI	ra,ra,1mm	
Branch < Unsigned	В	BLTU	rs1,rs2,1mm	ADD SP IN	im * 16	CIW	C.ADD	TACDN	x0,1mm		IDDI	sp,sp,imu*	1
Branch 2 Onsigned	1	TAT	ISI, ISZ, LINUN	ADD SP I	CUB	CIW	C.ADD	14SPN	rd , inun		TUD	rd rd ral	
Jump & Link Register	Ť	TAT D	rd rel imm		AND	CR	C AND		rd rel		ND	rd rd rol	
Sunch Sunch thread	÷	FENCE	ra,ror, man	AND Im	modiate	CT	C AND	т	rd.imm	2	INDT	rd.rd.imm	
Synch Synch Chread	÷		-	AND IIII	neulace	CD	G 00	-			00	nd nd nol	
Environment CALL	Ť	FENCE.	1	eXclu	rive OR	CR	C VOR		rd, rsi		ND	rd rd rel	
BREAK	Ť	EBREAR	r	excit	MoVe	CR	C MV		rd.rsl	5	NDD	rd rel v0	
				Load Im	mediate	CI	C.LT		rd.imm	2	ADDT	rd.x0.imm	
Control Status Regis	ster (	CSR)		Load Upp	er Imm	CI	C.LUI		rd,imm	I	JUI	rd,imm	
Read/Write	I	CSRRW	rd,csr,rs1	Shifts Shift Le	eft Imm	CI	C.SLI	I	rd,imm	s	SLLI	rd,rd,imm	
Read & Set Bit	I	CSRRS	rd,csr,rs1	Shift Right Ar	i. Imm.	CI	C.SRA	I	rd,imm	s	RAI	rd,rd,imm	
Read & Clear Bit	I	CSRRC	rd,csr,rs1	Shift Right Log	g. Imm.	CI	C.SRI	I	rd,imm	S	RLI	rd,rd,imm	
Read/Write Imm	I	CSRRWI	rd,csr,imm	Branches Br	anch=0	CB	C.BEQ	Z	rsl',imm	в	EQ	rsl',x0,im	m
Read & Set Bit Imm	I	CSRRSI	rd,csr,imm	Bra	inch≠0	CB	C.BNE	Z	rsl',imm	В	INE	rsl',x0,im	m
Read & Clear Bit Imm	1	CSRRC1	rd,csr,imm	Jump	Jump	CJ	C.J		1mm	J	AL	x0,imm	
				Jump I	kegister	CR	C.JR		rd,rs1	J	ALR	x0,rs1,0	_
Loads Load Byte	Ŧ	T D		Jump & Link I	Perinter		C.JAL		1 mm	J	AL	ra,1mm	
Load Us forest	1	TR	ra,rsı,ımm	Sumple Link	RDCAK	CR	C.JAL	ĸ	rs1	J	ALR	ra,rsi,0	-
Load Hairword	1	LH	rd,rs1,imm	System Env.	DREAK	CI	C.EBR	EAK		E	BREA	IK	
Load Byte Unsigned	I	LBU	rd,rs1,imm	+R1	/64I		C	optiona	al Compre	ssec	<u>d Ex</u>	tention: RV	6
Load Half Unsigned	I	LHU	rd,rs1,imm	LWU rd,rs	1,imm		All RV	'32C (ex	cept C.JAL, «	4 won	d load	is, 4 word stro	e
Load Word	1	LW	rd,rs1,imm	LD rd,rs	1,imm			ADD Wor	d (C.ADDW)		Loa	d Doubleword	(
Stores Store Byte	s	SB	rs1,rs2,imm				ADD	Imm. V	/ord (C.ADDI	W) L	.oad L	Joubleword SP	1
Store Halfword	s	SH	rsl,rs2,imm				SU	Btract W	ord (C.SUBW)	)	Stor	re Doubleword	(
Store Word	S	SW	rs1,rs2,imm	SD rsl,r	s2,imm					S	itore I	Doubleword SI	,
21 97 96 95	<b>32</b> -	bit Ins	truction Forma	ats	0	0		16	bit (RVC)	Inst	ructi	on Formats	
R funct7	rs	20	rs1 funct3	rd rd	onco	de	CR	15 14 13 func	12 11 1	0 9 rd/re1	8 7	0 5 4 3	-2
I imm[11:0]		-	rs1 funct3	rd	opco	de	CI	funct3	imm	rd/rs1	i	imm	-
s imm[11:5]	rs	2	rs1 funct3	imm[4:0]	opco	de	css	funct3	im	m		rs2	
B imm[12 10:5]	rs	2	rs1 funct3	imm[4:1 11]	opco	de	CIW	funct3		imm		rd'	
U	imm 3	31:12	0]	rd	opco	de	CL	funct3	imm	n	s1'	imm rd'	
J imm	20 10:	111119:1	2]	rd	opco	ae	cs	Tunct3	imm	n	s1'	imm rs2'	_
							св	funct3	onset	ium	sr on ter	onset	-
							<u>_</u>	millio		Jun	ap tar	800	-
10													

32-bit RISC-V instruction formats

Format														Bit																
Format	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 1						12	11	10	9	8	7	6	5	4	3	2 1	0												
Register/register		funct7 rs2				rs1 funct3				rd				opcode																
Immediate		imm[11:0]							rs1		funct3			rd				opcode												
Upper immediate								i	nm[3	31:12	2]						rd					opcode								
Store			im	m[11	1:5]		rs2			rs1			f	unct	3			imm[4:0]			opcode									
Branch	[12]			imm	[10:5	]		rs2					rs1			funct3		- i	mm[4	ł:1]		[11]		opcode						
Jump	[20]	[20] imm[10:1] [1			[11]	imm[19:12]				rd			opcode																	

• opcode (7 bits): Partially specifies which of the 6 types of instruction formats.

• funct7 (7 bits) and funct3 (3 bits): These two fields extend the opcode field to specify the operation to be performed.

rs1, rs2, or rd (5 bits): Specifies, by index, the register, resp., containing the first operand (i.e., source register), second operand, and destination register to which the
computation result will be directed.

#### RV32IMAC

LR.W	SC.W	AMOAND.W	AMOOR.W	AMOXOR.W	C.LW	C.AND
AMOADD.W	AMOMIN.W	AMOMAX.W	AMOMINU.W	AMOMAXU.W	C.FLW	C.ANDI
AMOSWAP.W	<− 32 bits →			RV32A	C.FLD	C.OR
		Ato	omic Instructi	ion ISA Extension	C.LWSP	C.XOR
MULH	DIV		REM	REMU	C.FLWSP	C.LI
MULHU	DIVU				C.FLDSP	CLUI
MULHSU	← 32 bits →			RV32M	C.SW	C.SLLI
<u></u>	ln	teger Multiplica	tion and Divis	ion ISA Extension	C.FSW	C.SRLI
ADD	ADDI	AND	ANDI	BEQ	C.FSD	C.SRAI
SLL	SRL	OR	ORI	BNE	C.SWSP	C.BEQZ
SLLI	SRLI	XOR	XORI	BGE	C.FSWSP	C.BNEZ
SLT	SLTU	SRA		BGEU	C.FSDSP	C.J
SLTI	SLTIU	SRAI	AUIPC	BLT	C.ADD	C.JR
LB			SB	BLTU	C.ADDI	C.JAL
LBU	LHU	SW	SH	JAL	C.ADDI16SP	C.JALR
CSRRW	CSRRS	CSRRC	ECALL	JALR	C.ADDI4SPN	C.EBREAK
CSRRWI	CSRRSI	CSRRCI	EBREAK	SUB	C.SUB	C.MV
FENCE	FENCE.I	<− 32 bits →	E	RV32I Base Integer ISA	l ← 16 bits → Compresse	RV32C ed ISA Extension

ation

#### **Risc-V Instructions**

	Register	ABI Name	Description	Saver			
	x0	zero	Hard-wired zero	-			
	x1	ra	Return address	Caller			
	x2	sp	Stack pointer	Callee			
	х3	gp	Global pointer	-			
	x4	tp	Thread pointer	-			
	x5	t0	Temporary / alternate link register	Caller			
	x6-7	t1-2	Temporaries	Caller			
	x8	s0/fp	Saved-register / frame-pointer	Callee			
	x9	s1	Saved register	Callee			
	x10-11	a0-1	Function arguments / return values	Caller			
	x12-17	a2-7	Function arguments	Caller			
	x18-27	s2-11	Saved registers	Callee			
	x28-31	t3-6	Temporaries	Caller			
		Fl	ating-Point Registers				
	f0-7	ft0-7	FP temporaries	Caller			
	f8-9	fs0-1	FP saved registers	Callee			
	f10-11	fa0-1	FP arguments / return values	Caller			
	f12-17	fa2-7	FP arguments	Caller			
	f18-27	fa2-11	FP saved registers	Callee			
	f28-31	ft8-11	FP temporaries	Caller			
Intel							

		Wation
Assembly	С	Description
add x1,x2,x3	a = b + c	a=x1, b=x2, c=x3
sub x3,x4,x5	d = e - f	d=x3, e=x4, f=x5
add x0,x0,x0	NOP	Writes to x0 are always ignored
add x3,x4,x0	f = g	f=x3, g=x4
addi x3,x4,-10	f = g - 10	f=x3, g=x4
lw x10,12(x13) # 12 = 3x4	int A[100];	Reg x10 gets A[3]
add x11,x12,x10	g = h + A[3];	g=x11, h=x12
lw x10,12(x13) # 12 = 3x4	int A[100];	Reg x10 gets A[3]
add x10,x12,x10	A[10] = h + A[3];	h=x12
sw x10,40(x13) # 40 = 10x4		Reg x10 gets h + A[3]
bne x13,x14,done	if (i == j)	f=x10, g=x11, h=x12, i=x13, j=x14
add x10,x11,x12	f = g + h;	
done:		
bne x10,x14,else	if (i == j)	f=x10, g=x11, h=x12, i=x13, j=x14
add x10,x11,x12	f = g + h;	
j done	else	
else: sub x10,x11,x12	f = g - h;	
done:		



#### **Risc-V Interrupts**



mtvec + (4 * X)
mtvec + 0x40
mtvec + 0x3C
mtvec + 0x38
mtvec + 0x34
mtvec + 0x30
mtvec + 0x2C
mtvec + 0x28
mtvec + 0x24
mtvec + 0x20
mtvec + 0x1C
mtvec + 0x18
mtvec + 0x14
mtvec + 0x10
mtvec + 0x0C
mtvec + 0x08
mtvec + 0x04
mtvec + 0x00

CLINT Machine Mode Interrupt Vector Table	
.ocal Interrupts, ID: 16X	
External Interrupt, ID: 11	
Timer Interrupt, ID: 7	
Software Interrupt, ID: 3	

Reserved

Vector Table Base Address mtvec + (4 \* Interrupt ID)

		novation
	CSR	Description
	mcause	Contains the cause value of the exception/interrupt. See Section 8.7.5 for more description.
	mepc	Contains the pc where the exception occurs.
/	mtval	If the cause is a load/store fault, this register has the value of the problematic address. If it is an invalid instruction, it provides the instruction that the core tried to execute.
C	mstatus	Contains the interrupt enables, privilege modes, and general status of execution. See Section 8.7.1 for more description.
	mtvec	Contains the vector that the core will jump to when an exception occurs. If this is not a valid executable value, you may get a double exception when jumping to the exception handler, so it is important to look at all these registers when the exception FIRST occurs. See Section 8.7.2 for more description.

Priority	Exception Code	Description					
Highest	3	Instruction address breakpoint					
	12	Instruction page fault					
	1	Instruction access fault					
	2	Illegal instruction					
	0	Instruction address misaligned					
	8, 9, 11	Environment call					
	3	Environment break					
	3	Load/Store/AMO address breakpoint					
	6	Store/AMO address misaligned					
	4	Load address misaligned					
	15	Store/AMO page fault					
	13	Load page fault					
Lowost	7	Store/AMO access fault					
LOWESI	5	Load access fault					

## Security, access control

stack

heap

uninitialized

data (bss)

initialized

data

text

## Security Through Separation



Intellin



# vation TrustZone (Armv8-A) to WorldGuard



#### Security, access control in Risc-V

Security, access control i	in Ris	sc-V	dinnovati			
<ul> <li>Simplicity and Openness</li> <li>Simple and Modular ISA</li> <li>Open ISA and open cores</li> <li>Transparency and high assurance</li> <li>End of security through obscurity</li> </ul>	S-O	PL	<ul> <li>Execution Privilege Levels</li> <li>Machine – always present</li> <li>Supervisor – OS's (e.g., Linux)</li> <li>(Hypervisor – work in progress)</li> <li>User - Applications</li> </ul>			
User-mode Interrupts ("N") <ul> <li>Optional extension</li> <li>Interrupts delegated to userland</li> <li>Hardware transfers control directly to Ll-mode</li> </ul>	N	РМР	Physical Memory Protection <ul> <li>Whitelist-based</li> <li>Number of PMP entries can vary</li> <li>Configurable by the M-mode</li> </ul>			
<ul> <li>Intended for securing constrained embedded devi</li> <li>M + U mode</li> </ul>	ices		<ul> <li>Controls accesses of U- and S-mode to memory</li> </ul>			
tel India Educ						

#### **Functional Safety**

#### **Functional safety standards**



### Risc-V Debug, Trace

- Getting competitive with Coresight and external debugger/trace HW, solutions
- Nexus is the trace format

Target

Vitra-XS

www.ashling.com

Inteline

C

Edit Source Refactor Navigate Search Project	Pydev <u>R</u> un <u>W</u> indow <u>UltraDevelop</u> <u>H</u> elp									
• 🗟 🕼   🛱 ! 🖳 🗱 🗶   🕨 🛛 🛢 🕅 🕱 🧐	2.1 1 元 元 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	• 🥭 🛷 •	· 》到 • 例 • © ©	• 🗢 • 📑					(	2 18 8
Debug 🗯 🏠 Project Explorer 🛛 🚍 🗖	🔞 sum.c 🕄	- 0	E Disassembly			- 0	🎭 Breakp 🔄 Expre	ssi 📷 Modules 😕 Per	iphe IIII Regi	sters 🛛 🗖
tip Debug 21 (b) Project External III (c) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	<pre>Tit sec: []</pre>		Enterlocation here         Image: Control of the section here         Image: Control of the section here           0000000114400126         st. urr, (j, p, #3]         image: Control of the section here         Image: Control of the section here           000000011400126         st. urr, (j, p, #3]         image: Control of the section here         Image: Control of the section here           10         st. urr, (j, p, #3]         image: Control of the section here         image: Control of the section here           10         st. urr, (j, p, #3]         image: Control of the section here         image: Control of the section here           0000000012000121         image: Control of the section here         image: Control of the section here           01         image: Control of the section here         image: Control of the section here           01         image: Control of the section here         image: Control of the section here           01         image: Control of the section here         image: Control of the section here           01         image: Control of the section here         image: Control of the section here           01         image: Control of the section here         image: Control of the section here           01         image: Control of the section here         image: Control of the section here           01         image: Control of the section here         image: Control of the section		1 I I	Name           ■ 10           ■ 11           ■ 2           ■ 12           ■ 13           ■ 4           ■ 15           ■ 16           ■ 17           ■ 18           ■ 19           ■ 101           ■ 113           ■ 14           ■ 101           ■ 113           ■ 14           ■ 11           ■ 12           ■ 13           ■ 14           ■ 101           ■ 113           ■ 14           ■ 14           ■ 12           ■ 13           ■ 14           ■ 14           ■ 14           ■ 14           ■ 14           ■ 14           ■ 14           ■ 14           ■ 17           ■ 18           ■ 19           ■ 12           ■ 12           ■ 12           ■ 12           ■ 12           ■ 12           ■ 12           ■ 12           ■ 12           ■ 12           ■ 12	State         Microdules         State           Value         Coh         Coh	III Regi     Engl     Eng	E I I I	
			000000001450018c:	add x0, [A.	#0x1	~	<			
aunch Configurations 🛛 👔 😑 🗖	c	>				2	¢			
e filter text	🔁 Cansole 🕺 🔝 Problems 👔 Executables 🙀 Debugger Console	- 6	(x)= Variables 🔅	<b>約時日</b>	ĨX% [123 8 − □	Memory	23	🗞   🖬 fin. 📴 🗳	相關	0 - 0
Favorites	■ X ½   B, 🖬 B 🖅 🛃 🖻	· 🖸 • 📬 •	Name	Type	Value	Monitor 🖕	💥 💃 0x14800100 : 0x1	14800100 <hex integer=""> 💥</hex>	🔶 New Rer	iderings
Aching Opella-XD ARC Debugging (GDB)     Aching Opella-XD ARA Debugging     Aching Opella-XD ARA Debugging     Aching Opella-XD XR:-V Debugging     RISC-V QEMU Debugging	am_mm_camm_open-Ju-AnAiteopeng Abling 605 Server for APR (share segBo-server). vi.2.74 82-Jan-2826 (c)Abling Microsystem Ltd 2010. The subscript (c)Assen:1 Checking Spella-20 firmare. Configuring Opella-20. Connected is target device configured as: Cortex-453 (currently in Little Follow mode).		04-val1 04-val2 04-s	int int int	0 11 11	<ul> <li>Ox14</li> <li>Ox14</li> </ul>	800100 Address 8 800360 14808100 14808100 14808120 14808130 14808140 14808150	0 - 3         4 - 7           58000001         9100803F           9400000F         00000000           D10083FF         89000FE0           89400FE1         89400E0           89301FE0         910083FF           910083FF         910083FF	8 - B 3F D280001D 10 14801180 20 89000851 E0 08000020 FF D65F03C0 BF 52800020	C - F D280001E 00000000 B9001FFF B9001FE0 A9BE7BFI B90017A
	Connected to target via Opella-X0 (dishaner-V0-Al-G, firmaner-V1.5H) at at 10Hz. Maiting for debugger connection on port 57101 for core 0. Press Q' to Quit. Got a debugger connection from 127.0.0.1 on port 57101.		¢		*		14800160 14800170 14800180 14800190	90000000 91064000 89401741 97FFFEB 7100001F 54000081 F9000FA0 894017A0	F9400000 B90013A0 F9400FA0 11000400	894000 894013 910004 890013

tion

## Modelling on Virtual Platforms and Simics



## Simics Level of Abstraction



# educators and innovation **Risc-V** opportunities for students

- https://riscv.org/
- https://shakti.org.in/
- **Risc-V simulators QEMU**
- Opportunities for students to work on Risc-V at Intel/PSG on
  - Design, Verification, Physical Design, FPGA emulation, Silicon validation ... ۲
- Short term internships 6 months •
- Long term internshi vear
- College graduate hiring Intel India Ed

- ators and innovation
- ...any SoC products in the field or s and i ...any SoC products in the field or s and i ...ess opportunities and potential for all types of computin, ...s working on advanced products with Risc-V based CPUs with best-in-class PPA

- man and in a constant of the educators and in a con