

MAX[®] V Device Family Pin Connection Guidelines

PCG-01012-1.1

© 2014 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

These pin connection guidelines should only be used as a recommendation, not as a specification.

The use of the pin connection guidelines for any particular design should be verified for device operation, with the datasheet and Altera.

PLEASE REVIEW THE FOLLOWING TERMS AND CONDITIONS CAREFULLY BEFORE USING THE PIN CONNECTION GUIDELINES ("GUIDELINES") PROVIDED TO YOU. BY USING THESE GUIDELINES, YOU INDICATE YOUR ACCEPTANCE OF SUCH TERMS AND CONDITIONS, WHICH CONSTITUTE THE LICENSE AGREEMENT ("AGREEMENT") BETWEEN YOU AND ALTERA CORPORATION ("ALTERA"). IF YOU DO NOT AGREE WITH ANY OF THESE TERMS AND CONDITIONS, DO NOT DOWNLOAD, COPY, INSTALL, OR USE OF THESE GUIDELINES.

1. Subject to the terms and conditions of this Agreement, Altera grants to you the use of this pin connection guideline to determine the pin connections of an Altera[®] programmable logic device-based design. You may not use this pin connection guideline for any other purpose.
2. Altera does not guarantee or imply the reliability, or serviceability, of the pin connection guidelines or other items provided as part of these guidelines. The files contained herein are provided 'AS IS'. ALTERA DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
3. In no event shall the aggregate liability of Altera relating to this Agreement or the subject matter hereof under any legal theory (whether in tort, contract, or otherwise), exceed One US Dollar (US\$1.00). In no event shall Altera be liable for any lost revenue, lost profits, or other consequential, indirect, or special damages caused by your use of these guidelines even if advised of the possibility of such damages.
4. This Agreement shall be governed by the laws of the State of California, without regard to conflict of law or choice of law principles. You agree to submit to the exclusive jurisdiction of the courts in the County of Santa Clara, State of California for the resolution of any dispute or claim arising out of or relating to this Agreement. The parties hereby agree that the party who is not the substantially prevailing party with respect to a dispute, claim, or controversy relating to this Agreement shall pay the costs actually incurred by the substantially prevailing party in relation to such dispute, claim, or controversy, including attorneys' fees.

BY DOWNLOADING OR USING THESE GUIDELINES, YOU ACKNOWLEDGE THAT YOU HAVE READ THIS AGREEMENT, UNDERSTAND IT, AND AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. YOU AND ALTERA FURTHER AGREE THAT IT IS THE COMPLETE AND EXCLUSIVE STATEMENT OF THE AGREEMENT BETWEEN YOU AND ALTERA, WHICH SUPERSEDES ANY PROPOSAL OR PRIOR AGREEMENT, ORAL OR WRITTEN, AND ANY OTHER COMMUNICATIONS BETWEEN YOU AND ALTERA RELATING TO THE SUBJECT MATTER OF THIS AGREEMENT.

Pin Connection Guidelines Agreement © 2014 Altera Corporation. All rights reserved.

MAX[®] V Device Family Pin Connection Guidelines
PCG-01012-1.1

Create a Quartus[®] II design, enter your device I/O assignments and compile the design. The Quartus II software will check your pin connections with respect to I/O assignment and placement rules to ensure proper device operation. These rules are dependent on device density, package, I/O assignments, voltage assignments and other factors that are not fully described in this document or the device handbook.

MAX V Pin Name	Pin Type (1st and 2nd Function)	Pin Description	Connection Guidelines
Supply and Reference Pins			
VCCINT	Power	Voltage supply pins for the device.	All VCCINT pins must be connected to 1.8 V supply.
VCCIO[1:4](2)	Power	I/O supply voltage pins for banks 1 through 4 respectively. Each VCCIO bank supports a different voltage level with the VCCIO pins providing power for the input and output buffers within that particular I/O bank.	Connect these pins to 1.2 V, 1.5 V, 1.8 V, 2.5 V or 3.3 V supplies, depending on the I/O standard assigned to the I/O bank.
GND(3)	Ground	Device ground pins.	All GND pins should be connected to the board ground plane.
NC	No Connect	No Connect.	Do not connect these pins to any signal. These pins must be left unconnected.
Clock and PLL Pins			
CLK[0:3]	I/O,Clock	Dual-purpose clock pins that connect to the global clock network.	This pin can be used as a regular I/O if it is not used to drive the global clock network.
Configuration/JTAG Pins			
TCK	Input	Dedicated JTAG test clock input pin.	Connect this pin to a 1-k Ω pull-down resistor to GND. To disable the JTAG circuitry connect TCK to GND.
TMS	Input	Dedicated JTAG test mode select input pin.	Connect this pin to a 10-k Ω pull-up resistor to VCCIO1. To disable the JTAG circuitry connect TMS to VCCIO1 via a 1-k Ω resistor.
TDI	Input	Dedicated JTAG test data input pin.	Connect this pin to a 10-k Ω pull-up resistor to VCCIO1. To disable the JTAG circuitry connect TDI to VCCIO1 via a 1-k Ω resistor.
TDO	Output	Dedicated JTAG test data output pin.	If the TDO pin is not used, leave this pin unconnected.
DEV_CLRn	I/O, Input	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed.	When the dedicated input DEV_CLRn is not used and this pin is not used as an I/O then it is recommended to tie this pin to ground.
DEV_OE	I/O, Input	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all output pins are tri-stated; when this pin is driven high, all output pins behave as defined in the design.	When the dedicated input DEV_OE is not used and this pin is not used as an I/O then it is recommended to tie this pin to ground.
Differential I/O Pins			
DIFFIO_[B,L,R,T][##][p,n]	I/O, Output	These are emulated LVDS output channels. It can be configured as emulated LVDS output buffers. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with a "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.	Connect unused pins as defined in Quartus II software.

Altera provides these guidelines only as recommendations. It is the responsibility of the designer to apply simulation results to the design to verify proper device functionality.

Notes:

- (1) This pin connection guideline is created based on the MAX V device family.
- (2) VCCIO1 does not support 1.2 V.
- (3) GND pins in the 5M1270Z and 5M2210Z devices consist of GNDIO and GNDINT pins.
- (4) To determine the current requirements for the power supplies, use the MAX V Early Power Estimator.
- (5) Unused I/O pins need to be tied high, tri-stated, or tied low to match your Quartus II design.

**MAX® V Device Family Pin Connection Guidelines
PCG-01012-1.1**

Revision History

Revision	Description of Changes	Date
1.0	Initial release.	12/3/2010
1.1	Removed "Preliminary" status.	10/7/2014