The browser version you are using is not recommended for this site. Please consider upgrading to the latest version of your browser by clicking one of the following links.
Intel's Cyclone® 10 LP FPGA family extends the Intel® Cyclone® FPGA series leadership in low-cost and low-power devices. Ideal for high-volume, cost-sensitive functions, Intel® Cyclone® 10 LP FPGA is designed for a broad spectrum of general logic applications.
The increasing performance requirements of today's embedded systems is driving microprocessor selection. Processor performance, coupled with their fixed interfaces often influences selection of larger processor than required in order to support the I/O feature set that the system requires. An alternative option is to use an optimal processor with a companion FPGA for I/O expansion to enable more functions.
Intel® Cyclone® 10 LP FPGAs are ideally suited to this kind of application with a range of IP blocks, such as I2C, serial peripheral interface (SPI), UART, parallel I/O blocks, and packages supporting over 500 I/Os. Enabling the designer to scale design to fit the applications needs, rather than limiting either design to a fixed processor peripheral set or increasing system cost with a larger processor.
Chip to Chip Interfacing
Intel® Cyclone® 10 LP FPGAs are an ideal solution for interfacing between ASSPs. Examples such as between an image sensor and host processors or between the processor and and display. In both of these scenarios using an Intel Cyclone 10 LP FPGA enable designers to combine the interfacing with image pipeline processing for real-time applications that need high frame rates, low latency, and high-processing throughput.
One example application is where a CMOS image sensor captures raw images and output the data via several different type of interfaces: DVP, MIPI CSI, or HiSPi to the FPGA. The FPGA is used to process the image before passing data onto a host processor. A second example of chip to chip interfacing is where the FPGA is used to interface between a video source and LCD. Where video processing of the input image data may be required for various reasons and may be implemented using the Video IP suite from Intel for functions such as:
Demosaic & Bayer filtering.
Converting from one data format to another, example: YUV & RGB.
Scaling from one size to another: example: 1280x720 & 1920x1080.
Encoding/decoding, filtering, blending, de/interlacing, cropping, and so on.
Motor Control
Intel® Cyclone® 10 LP FPGAs provides the flexibility for general-purpose interfacing with a maximum I/O count up to 525 user I/Os. It also provides the ability to not only support our customers' diverse drive needs, but also to differentiate their high-volume applications.
In addition to facilitating the implementation and support for a wide variety of industrial Ethernet protocols. The Intel Cyclone 10 LP FPGA fabric is also leveraged to implement pulse width modulator (PWM) and encoder interfaces, which when repeated multiple times in parallel, allows for multi-axis control.
Intel's Field Oriented Control (FOC) algorithm along with the Vibration Suppression IP Core implemented on the Intel Cyclone 10 LP FPGA fabric enables performance acceleration and latency reduction. It also gives the option to off-load and free up the Nios® II processor for other tasks.