Intel® MAX® 10 FPGA
Intel® MAX® 10 FPGAs revolutionize non-volatile integration by delivering advanced processing capabilities in a single chip small form factor programmable logic device for low power and cost-sensitive applications. Building upon the single chip heritage of previous MAX® device families, densities range from 2K-50K LEs, using either single or dual-core voltage supplies. The Intel® MAX® 10 FPGA family encompasses both advanced small wafer scale packaging (3 mm x 3 mm) and high I/O pin count packages offerings.
Intel® MAX® 10 FPGAs are built on TSMC's 55 nm embedded NOR flash technology, enabling instant-on functionality. Integrated features include analog-to-digital converters (ADCs) and dual configuration flash allowing you to store and dynamically switch between two images on a single chip. Unlike CPLDs, Intel® MAX® 10 FPGAs also include full-featured FPGA capabilities, such as Nios® II soft core embedded processor support, digital signal processing (DSP) blocks, and soft DDR3 memory controllers.
Intel® MAX® 10 FPGA
Resource center for training, documentation, downloads, tools and support options.
Intel® FPGA and its partners offer a large selection of development boards and hardware tools to accelerate the FPGA design process.
The Intel® FPGA IP portfolio covers a wide variety of applications with a combination of soft and hardened IP cores along with reference designs.
Explore our suite of software and development tools to assist hardware engineers and software developers when creating an FPGA design.
Get in touch with sales for your Intel® FPGA product design and acceleration needs.
Decipher Intel® FPGA part numbers, including the significance of certain prefixes and package codes.
Contact an Intel® Authorized Distributor today.
Subscribe to the Intel® FPGA Newsletter
Do you want the latest info about Intel® FPGAs, Programmable Accelerators, and power solutions? Looking for hot tips on training and tools? Click here to subscribe to the Intel Inside Edge Monthly Newsletter.
Thank you for signing up!
Thank you for subscribing to the Intel® FPGA newsletter.
Failed to submit your form.
Due to a technical difficulty, we were unable to submit the form. Please try again after a few minutes. We apologize for the inconvenience.