Intel® Omni-Path Director Class Switch 100 Series 6 Slot Base 1MM

Compare Now

Technical Specifications


Product Collection
Intel® Omni-Path Switch Products
Launch Date
Power Supply Type
# of Power Supply Included
Redundant Power Supported
Supported, requires additional power supply
Rack Rails Included
# of Ports External
Operating Temperature (Maximum)
40 °C
Operating Temperature Range
5°C to 40°C
Operating Temperature (Minimum)
5 °C

Supplemental Information

Intel® OPA Director Class Switch 100 Series, supporting up to 6 leaf modules, 7U form factor, supports up to 4 power supplies and 2 management modules

Networking Specifications

Data Rate Per Port


Optimizations and Enhancements

While similar to existing technology, Intel® Omni-Path Architecture (Intel® OPA) has been enhanced to overcome the scaling challenges of large-sized clusters. These enhancements include:

High Message Rate Throughput

Intel® Omni-Path Architecture is designed to support high message rate traffic from each node through the fabric. With ever-increasing processing power and core counts in Intel® Xeon® processors and Intel® Xeon Phi™ processors, that means the fabric has to support high bandwidth as well as high message rate throughput.

48-port Switch ASIC

Intel® OPA switch 48-port design provides for improved fabric scalability, reduced latency, increased density, and reduced cost and power. In fact, the 48-port ASIC can enable 5 hop configurations of up to 27,648 nodes, or over 2.3x what’s possible with current InfiniBand* solutions. Depending on fabric size, this can reduce fabric infrastructure requirements in a typical fat tree configuration by over 50 percent, since fewer switches, cables, racks, and power are needed as compared to today’s 36-port switch ASICs.

Deterministic Latency

Features in Intel® OPA help minimize the negative performance impacts of large Maximum Transfer Units (MTUs) on small messages and help maintain consistent latency for interprocess communication (IPC) messages, such as Message Passing Interface (MPI) messages, when large messages—typically storage—are being simultaneously transmitted in the fabric. This will allow Intel® OPA to bypass lower priority large packets to allow higher priority small packets, creating a low and more predictable latency through the fabric.

Enhanced End-to-End Reliability

Intel® Omni-Path Architecture also delivers efficient detection and error correction, which is expected to be much more efficient than forward error correction (FEC) defined in the InfiniBand standard. Enhancements include zero load for detection, and if a correction is required, packets only need to be retransmitted from the last link—not all the way from the sending node—which enables near zero additional latency for a correction.

Benchmarks for Intel® Omni-Path Architecture

See complete speed, performance, and configuration specs.

Product and Performance Information

This feature may not be available on all computing systems. Please check with the system vendor to determine if your system delivers this feature, or reference the system specifications (motherboard, processor, chipset, power supply, HDD, graphics controller, memory, BIOS, drivers, virtual machine monitor-VMM, platform software, and/or operating system) for feature compatibility. Functionality, performance, and other benefits of this feature may vary depending on system configuration.