CPRI Intel® FPGA IP

CPRI High-Speed Serial Interface

The Common Public Radio Interface (CPRI) Intel® FPGA IP core implements the CPRI Specification V7.0.

CPRI is a high-speed serial interface for network radio equipment controllers (REC) to receive data from and provide data to remote radio equipment (RE). The CPRI Intel® FPGA IP core targets high-performance, remote radio network applications.

You can configure the CPRI Intel® FPGA IP core as an RE or an REC.

Features

  • Compliant with the Common Public Radio Interface (CPRI) Specification v7.0 (2015-10-09) Interface Specification 
  • Supports radio equipment controller (REC) and radio equipment (RE) module configurations
  • Configurable CPRI line bit rate auto-rate negotiation support using Intel® FPGA on-chip high-speed transceivers
  • Configurable and runtime programmable synchronization mode: host port or agent port on a CPRI link
  • Transmitter (Tx) and receiver (Rx) deterministic latency and delay measurement and calibration. Note: Compliant with the CPRI Specification requirements R-19, R-20, R-20A, R-21, and R-21A.

CPRI Intel® FPGA IP Core Performance: Device and Transceiver Speed Grade Support

Device Family CPRI Line Bit Rate (Gbps)
0.6144 1.2288 2.4576 3.072 4.9152 6.1440 8.11008 9.8304 10.1376 12.16512  24.33024 
Intel® Stratix® 10 FPGA 1 -2 / -3 -2 / -2 
Intel® Arria® 10 FPGA 1 -3 / -4
1
Intel® Stratix® V GT -3 / H3 -2 / H2
1
Intel® Stratix® V GX -4 / H3 -2 / H2
Intel® Arria® V GZ -4 / H3 -3 / H2 1
Intel® Arria® V GX -6 / H6 -5 / H4 -5 / H4 1
Intel® Arria® V GT -5/H3 1
Intel® Cyclone® V GT -7 / H5 1
Intel® Cyclone® V GX -8 / H7 -7 / H6 1

Lower device speed grade numbers correspond to faster devices. The entry -x indicates that both the industrial speed grade Ix and the commercial speed grade Cx are supported for this device family and CPRI line bit rate. Table entries show slowest supported device speed grade / supported transceiver speed grade.

Device Support

 

Intel Stratix® 10

Intel Arria® 10

Arria® V GX/GT/GZ

Cyclone® V GX/GT

Stratix® V GX/GT

*For Device Support details, please review the CPRI User Guide to determine the timing model status and level of support (advance, preliminary, or final) for your target device. 

 

IP Quality Metrics

Basics
Year IP was first released 2019
Latest version of Intel Quartus® Prime Design Software supported Web core 19.2
Status Production
Deliverables

Customer deliverables include the following: 

  • Design file (encrypted source code or post-synthesis netlist)
  • Simulation model for ModelSim* - Intel FPGA Edition
  • Timing and/or layout constraints
  • Documentation with revision control
  • Readme file
Yes for all. Simulation model is applicable to all ModelSim versions, not just Intel FPGA Edition. 
Any additional customer deliverables provided with IP  Customer simulation test bench
Parameterization GUI allowing end user to configure IP Yes
IP core is enabled for Intel FPGA IP Evaluation Mode Support No, because this is a Web core. License needed before installation.
Source language Verilog
Testbench language Verilog
Software drivers provided N/A
Driver operating system (OS) support N/A
Implementation
User interface As per user guide documentation
IP-XACT metadata No
Verification
Simulators supported As per user guide documentation 
Hardware validated Yes for all supported devices
Industry-standard compliance testing performed N/A
If Yes, which test(s)? N/A
If Yes, on which Intel FPGA device(s)? N/A
If Yes, date performed N/A
If No, is it planned?  N/A
Interoperability 
IP has undergone interoperability testing No
If yes, on which Intel FPGA device(s) -
Interoperability reports available -

Find the IP you need for Intel FPGAs, SoCs, and Structured ASICs

For a complete list of Intel and third-party IPs, please visit the Find IP page.

Related Links