Article ID: 000074184 Content Type: Troubleshooting Last Reviewed: 11/05/2013

Why is my DDR2 UniPHY controller interface only 50% efficient for back-to-back read or write commands?

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    The High Performance Controller II (HPCII) used by the DDR2 UniPHY and ALTMEMPHY cores issues back to back read/write commands on every other controller clock cycle (afi_clk).

    If you have the burst length set to 4 for a half rate controller, then the controller will only use 50% of the maximum efficiency on the bus. This is an expected behavior of the half rate controller for burst length of 4 implementation.

    Resolution

    There are two workarounds:

    1. Use a full-rate HPCII controller when you set the burst length to 4.
    2. Use a half-rate HPCII controller when you set the burst length to 8.

    Related Products

    This article applies to 8 products

    Stratix® IV GX FPGA
    Stratix® V GX FPGA
    Stratix® IV GT FPGA
    Stratix® IV E FPGA
    Stratix® V GS FPGA
    Stratix® V GT FPGA
    Stratix® V E FPGA
    Stratix® III FPGAs