Article ID: 000075585 Content Type: Troubleshooting Last Reviewed: 03/08/2023

Why does the Intel Agilex® 7 FPGA portfolio Development Kit fail to link train in a PCIe* Gen3 system correctly?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The Intel Agilex® 7 FPGA portfolio Development Kit has (SW7.1) a default position set to ON. SRIS Mode.

This can cause PCIe* link instability problems, especially in older Gen3 systems.

 

 

 

 

 

 

Resolution

To work around this potential problem, set SW7.1 to the OFF position (Common Refclk architecture), especially when using the card in older Gen3 systems.

Related Products

This article applies to 2 products

Intel Agilex® 7 FPGAs and SoC FPGAs F-Series
Intel® Agilex™ F-Series Development Kits