Article ID: 000076210 Content Type: Error Messages Last Reviewed: 08/07/2023

Error: dma_0_control_port_slave_translator.avalon_anti_slave_0: master without waitrequest must match parameters and ports of slave dma_0_control_port_slave_translator_avalon_anti_slave_0_agent.av

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You will see this error when generating a 64-bit address Avalon® Memory-Mapped Hard IP for PCI Express® design with the Scatter Gather DMA (SGDMA) function.

The error should mention that the SGDMA does not support 64-bit addressing.

Resolution

Do not use the SGDMA function with 64-bit PCI Hard IP addressing. Change the PCI Express Hard IP to 32-bit addressing.

Related Products

This article applies to 7 products

Arria® V GX FPGA
Arria® V GT FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA