Article ID: 000077073 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Why do I see the error message from External Memory interface tool kit when I connect through JTAG?

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    You may see below messagae when you try to establish connection through JTAG and CSR port in the design when you have multiple <design_name>.jdi files in the same directory:

    SEVERE: java.lang.Exception: java.lang.RuntimeException:
    com.altera.systemconsole.internal.plugin.jtag.oci.Nios2DebugException:
    Target is broken and needs to be reset  while executing "processor_stop

    Resolution

    Remove one of the <design_name>.jdi files.

    Related Products

    This article applies to 3 products

    Stratix® IV E FPGA
    Stratix® IV GX FPGA
    Stratix® IV GT FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.