Description
For multi-bank wide TX configurations with external pll using Stratix® 10 device LVDS IP, only the second pair of clocks from the external pll (pair indexed by [1]) are valid
Resolution
This will be updated in the next version of the Intel® Stratix 10 device High-Speed LVDS I/O User Guide