Article ID: 000085650 Content Type: Troubleshooting Last Reviewed: 10/16/2012

Why do the number of I/O pins listed in the Stratix V, Arria V and Cyclone V handbooks for each device variant, differ from the user I/O value provided in the Quartus II software?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The Stratix® V, Arria® V and Cyclone® V handbooks list the total number of General Purpose I/O (GPIO) available for given device variants. This number does not include the number of Transceiver I/O available.

The Quartus® II design software however includes the Transceiver I/O along with the GPIO, in it's total user I/O count, for each device variant.

These device families are offered in multiple configurations where the general purpose I/O count is the same, but the number of Transceiver I/O differs depending upon the number of Transceivers in that device variant. It is therefore advised to use the Quartus II software to decipher the total number of I/O available in a device, including Transceiver I/O. 

Related Products

This article applies to 11 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.