Article ID: 000085967 Content Type: Troubleshooting Last Reviewed: 07/18/2013

What causes an MPFE port to lock up?

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description The hard memory controller (HMC) MPFE port may lock up (avl_ready remains low) if you inadvertently perform a write burst size of 0. Make sure all write bursts are at least a size of 1.

    Related Products

    This article applies to 11 products

    Cyclone® V SX SoC FPGA
    Cyclone® V GT FPGA
    Cyclone® V GX FPGA
    Arria® V GZ FPGA
    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Arria® V GT FPGA
    Cyclone® V E FPGA
    Cyclone® V SE SoC FPGA