This design example highlights the Dhrystone millions of instructions per second (MIPS) performance of the Nios II processor. It includes the Fast hardware design and the Dhrystone benchmark software application. The system achieves over 200 Dhrystone MIPS in the Nios II /f core running on a Stratix® II FPGA. You can use this design with the Nios II development kit, Stratix II Edition, and the Cyclone® III FPGA development kit.
Using This Design Example
Download this example. Refer to the readme.txt file for more details.
The use of this design is governed by, and subject to, the terms and conditions of the Intel® Design Example License Agreement.
- Board support: Nios II development kit, Stratix II Edition, and Cyclone III FPGA development kit
- Nios II core: Nios II /f, 4 Kbytes i-cache, 2 Kbytes d-cache
- JTAG debug module: Yes
- On-chip RAM: 64 Kbytes
- JTAG UART: 1
- Timer: 1