EDA Partners: FPGA EDA Systems
EDA Partners
Our EDA ecosystem ensures that you have a complete design solution in designing, verifying, and integrating Intel® FPGAs into your systems.
System-Level Design
EDA Vendor |
Product Name |
Design Solution |
|---|---|---|
High-level design tool |
||
Register map management |
||
High-level synthesis |
||
High-level synthesis |
||
High-level synthesis |
||
High-level design tool |
Design Creation
EDA Vendor |
Product Name |
Design Solution |
|---|---|---|
Project management, design entry, and analysis tool |
||
Design entry, code comprehension, project management, and collaboration |
Synthesis
EDA Vendor |
Product Name |
Design Solution |
|---|---|---|
Logic synthesis |
||
Advanced logic synthesis |
||
Timing closure tool |
Simulation
EDA Vendor |
Product Name |
Design Solution |
|---|---|---|
Simulation |
||
Simulation |
||
mulation |
||
Simulation |
||
Simulation |
||
Metrics Cloud Simulator |
Simulation | |
Simulation |
||
| Synopsys | VCS | Simulation |
Verification
EDA Vendor |
Product Name |
Design Solution |
|---|---|---|
Design Rule Checking and Clock Domain Crossing (CDC) Verification |
||
| Blue Pearl | RTL checker |
|
Constraints generator |
||
Clock Domain Crossing (CDC) |
||
Formal verification |
||
Constraints generator |
||
Timing-exception verification |
||
Timing-exception validation |
||
Equivalence checking |
||
Functional verification |
||
Clock domain crossing verification |
||
Clock domain crossing verification |
||
Testbench generator |
||
Timing verification |
||
RTL analysis for FPGA designs |
||
Lint checks |
||
Clock domain crossing (CDC) verification |
||
Functional property verification |
||
Logic equivalence checking |
||
In-system verification and integrated RTL debug |
||
In-system verification |
Board-Level Design
EDA Vendor |
Product Name |
Design Solution |
|---|---|---|
PCB board schematics and layout |
||
FPGA I/O planning |
||
SI analysis |
||
Allegro Design Authoring |
PCB board schematics |
|
PCB board schematics |
||
PCB board layout |
||
PCB board layout |
||
| Keysight Technologies | PathWave Design Software | PathWave Advanced Design System (ADS) |
FPGA I/O planning |
||
SI analysis |
||
PCB board schematics |
||
PCB board schematics and layout |
||
PCB board layout |
||
PCB board layout |
||
Signal Integrity Software, Inc. (SiSoft) |
SI analysis |
All EDA Partners
ACCESS Program Partner |
System- Level Design |
Design Creation |
Synthesis |
Simulation |
Verification |
Board-Level Design |
ASIC Prototyping |
Design Optimization |
|---|---|---|---|---|---|---|---|---|
|
|
|
✓ |
✓ |
|
|
|
|
✓ |
|
|
|
|
|
|
|
|
✓ |
|
|
|
|
✓ |
|
|
|
|
|
|
|
✓ |
|
|
|
|
✓ |
|
|
|
|
|
|
|
|
✓ |
|
|
✓ |
✓ |
✓ |
|
|
|
|
|
|
|
✓ |
|
|
|
|
|
|
|
|
✓ |
|
|
|
|
✓ |
|
|
|
|
|
|
|
|
| Keysight Technologies | ✓ | |||||||
✓ |
✓ |
✓ |
✓ |
✓ |
✓ |
✓ |
|
|
✓ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
✓ |
|
|
|
|
|
✓ |
|
|
|
|
|
✓ |
|
|
|
|
|
|
|
Signal Integrity Software, Inc. (SiSoft) |
|
|
|
|
|
|
✓ |
|
✓ |
|
|
✓ |
✓ |
|
|
|
|
✓ |
|
✓ |
✓ |
✓ |
✓ |
✓ |
|
|
|
|
|
|
✓ |
|
|
|
|
|
|
|
|
|
✓ |
|
|