AN 887: PHY Lite for Parallel Interfaces Reference Design with Dynamic Reconfiguration for Intel® Arria® 10 Devices

ID 683608
Date 5/24/2019
Public
Document Table of Contents

1. PHY Lite for Parallel Interfaces Reference Design with Dynamic Reconfiguration for Intel® Arria® 10 Devices

The PHY Lite for Parallel Interfaces reference design demonstrates the usage of the dynamic reconfiguration feature using the PHY Lite for Parallel Interfaces Intel® Arria® 10 FPGA IP core.

Two instances of PHY Lite for Parallel Interfaces Intel® Arria® 10 FPGA IP cores are placed in different I/O tiles on a single FPGA. Each PHY Lite instance is configured to have two groups and is loopback using a custom HiLo loopback card on the Intel® Arria® 10 GX FPGA development kit. One PHY Lite instance is configured as a transmitter (DUT_OUTPUT) and the other PHY Lite instance is configured as a receiver (DUT_INPUT).

Figure 1. Block Diagram—PHY Lite for Parallel Interfaces Reference Design System for Intel® Arria® 10 Devices
Note: For the HiLo loopback card pin connections, refer to Appendix A: HiLo Loopback Card Pin Connections. For more information about the HiLo loopback card, contact Intel® Support.