GPIO Intel® FPGA IP User Guide: Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices

ID 683136
Date 7/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

Shared Signals

  • The input, output, and OE paths share the same clear and preset signals.
  • The output and OE path shares the same clock signals.