Arria 10 Transceiver ATX PLL IP Core Release Notes

Download PDF
ID 683237
Date 10/31/2016
Public
Document Table of Contents
Document Table of Contents x
1. Arria 10 Transceiver ATX PLL IP Core Release Notes
1. Arria 10 Transceiver ATX PLL IP Core Release Notes x
1.1. Arria 10 Transceiver ATX PLL IP Core v15.1 Revision History 1.2. Arria 10 Transceiver ATX PLL IP Core v15.0 Revision History 1.3. Arria 10 Transceiver ATX PLL IP Core v14.1 Revision History 1.4. Arria 10 Transceiver ATX PLL IP Core v14.0 Revision History 1.5. Arria 10 Transceiver ATX PLL IP Core v13.1 Revision History
1. Arria 10 Transceiver ATX PLL IP Core Release Notes

1.4. Arria 10 Transceiver ATX PLL IP Core v14.0 Revision History

Table 4.  v14.0 Arria 10 Edition August 2014
Description Impact
Upgraded to support the new IP Catalog. For more information about the IP Catalog, refer to IP Catalog and Parameter Editor in Introduction to Altera IP Cores. -
Added support for fractional mode. Fractional mode provides support for a wider range of output frequencies than integer mode. This feature is available under the Output Frequency tab. -
Added support for Embedded Debug feature. This feature enables you to write to the PLL control registers and read from status registers for the PLL instances in the design. This feature is available under the Dynamic Reconfiguration tab. -
Added the following presets for GT and GX modes:
  • GT 25781.25 Mbps Single Channel
  • GX 2500 Mbps Bonded
  • GX 2500 Mbps Single Channel
  • GX 2500 Mbps xN Non-Bonded
-
Changed the documentation link in IP Parameter Editor to refer to the Arria 10 Transceiver PHY User Guide. -
Enhanced user warnings and information messages. -
Related Information
Level Two Title