AN 860: Using Intel® Arria® 10 SoC FPGA Early I/O Release

Download PDF
ID 683437
Date 12/15/2022
Public
Document Table of Contents
Document Table of Contents x
1. Introduction 2. Design Restrictions 3. Enabling I/O Release 4. Debugging Early I/O Release A. Document Revision History for Using Intel® Arria® 10 SoC FPGA Early I/O Release
1. Introduction x
1.1. Early I/O Release Use Cases 1.2. Early I/O Release Flow
2. Design Restrictions x
2.1. Peripheral and Core RBF are a Matched Pair 2.2. EMIF Pin Usage Restrictions
3. Enabling I/O Release x
3.1. Intel® Quartus® Prime Project Settings 3.2. Platform Designer Component Settings 3.3. Creating Split RBF Images 3.4. Configuring U-Boot to use Split RBF Files
1. Introduction
2. Design Restrictions
3. Enabling I/O Release
4. Debugging Early I/O Release
A. Document Revision History for Using Intel® Arria® 10 SoC FPGA Early I/O Release

A. Document Revision History for Using Intel® Arria® 10 SoC FPGA Early I/O Release

Document Version Changes
2022.12.15 Updated Configuring U-Boot to use Split RBF Files section with new references and removed obsolete content.
2020.10.22 Corrected the figure: Intel Arria 10 SoC EMIF Pin Options.
2018.10.11 Initial release.
Level Two Title