AN 735: Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines

Download PDF
ID 683191
Date 5/04/2015
Public
Document Table of Contents
Document Table of Contents x
1. Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines
1. Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines x
1.1. Differences between 10GbE MAC IP Core and Low Latency Ethernet 10G MAC IP Core 1.2. Migration Flow 1.3. AN 735 Document Revision History
1.1. Differences between 10GbE MAC IP Core and Low Latency Ethernet 10G MAC IP Core x
1.1.1. Architecture Overview 1.1.2. Clock and Reset Scheme 1.1.3. Interface Signals
1.2. Migration Flow x
1.2.1. Instantiating Low Latency Ethernet MAC IP Core 1.2.2. Generating 156.25 MHz and 312.5 MHz Clock 1.2.3. Connecting the Low Latency Ethernet 10G MAC to Avalon-ST, Avalon-MM, and XGMII PHY Interfaces
1. Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines

1.1.3. Interface Signals

There are several differences on the interface signals between 10GbE MAC IP core and Low Latency Ethernet 10G MAC IP core.

If the Low Latency Ethernet 10G MAC IP core with 64-bit Avalon-ST adapter, 64-bit Avalon-MM adapter, and 64-bit XGMII adapters are enabled, you may observe these additional signals in the IP core:

  • tx_312_5_clk
  • rx_312_5_clk
  • ecc_err_det_corr
  • ecc_err_det_uncorr

For the Low Latency Ethernet 10G MAC IP core instantiation without enabling any adapters, you may observe these signal names in the IP core:

  • tx_312_5_clk
  • rx_312_5_clk
  • ecc_err_det_corr
  • ecc_err_det_uncorr
  • 10-bit csr_address
  • 32-bit Avalon_st_tx_data
  • 2-bit Avalon_st_tx_empty
  • 32-bit Avalon_st_rx_data
  • 2-bit Avalon_st_rx_empty
  • 32-bit xgmii_tx_data
  • 4-bit xgmii_tx_control
  • 32-bit xgmii_rx_data
  • 4-bit xgmii_rx_control
Figure 6.  Interface Signal Differences for Low Latency Ethernet 10G MAC IP and 10GbE MAC IP core This figure shows the interface signal differences between the 10GbE MAC IP core and Low Latency Ethernet 10G MAC IP core. The differences between these two IP cores are highlighted in blue.


Level Two Title