DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 11/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.5.6. DPRX0_AUD_AIF3

Received audio InfoFrame register, DPRX0_AUD_AIF3.

Address: 0×0035

Direction: RO

Reset: 0×00000000

Table 153.  DPRX0_AUD_AIF3 Bits

Bit

Bit Name

Function

31:8

Unused

7:0

AIF

Received audio InfoFrame byte 3 (refer to CEA-861-E specification)