DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 1/24/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

10.3.13. DPTX_TEST_264BIT_PATTERN8

Address: 0x001C

Direction: RW

Reset: 0x00000000

Table 91.  DPTX_TEST_264BIT_PATTERN8 Bits

Bit

Bit Name

Function

31:0

264BIT_PATTERN8

Bits 255:224 of the 264 bit custom pattern for PHY compliance test.