HDMI Intel® FPGA IP User Guide

ID 683798
Date 12/04/2023
Public
Document Table of Contents

9.2.2.1. STATUS (0x50)

Table 101.  STATUS (0x50)
Name Bit(s) Access Description Reset
Reserved 31:1
Status 0 RO When asserted, the AXI2CV is producing data. 0x0