Cyclone® V Hard Processor System Technical Reference Manual

ID 683126
Date 8/28/2023
Public
Document Table of Contents

3.3.6. Interrupts

The clock manager provides one interrupt output which is enabled using the interrupt enable register (intren). The interrupt is the OR of the bits in the interrupt status register (inter) that indicate lock and loss of lock for each of the three PLLs.