E-Tile Hard IP Intel Agilex® 7 Design Example User Guide: Ethernet, E-tile CPRI PHY and Dynamic Reconfiguration

ID 683860
Date 8/08/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.5.7.3. Configuring for 100G PAM4 with RSFEC [KP-FEC (544,514)]

Transceiver configuration:

  • [T1] Write 0xC7 to Transceiver channel register 0x4[7:0] for active channels; write 0xE7 to Transceiver channel register 0x4[7:0] for unused channels.
  • [T2] Write 0x2E to Transceiver channel register 0x5[7:0] for both active and unused channels.
  • [T3] Write 0x0F to Transceiver channel register 0x6[7:0] for active channels; write 0x2F to Transceiver channel register 0x6[7:0] for unused channels.
  • [T4] Write 0x96 to Transceiver channel register 0x7[7:0] for active and unused channel.
  • [T5] Write 0xAA to Transceiver channel register 0xA4[7:0] for both active and unused channels.
  • [T6] Write 0xAA to Transceiver channel register 0xA8[7:0] for both active and unused channels.
  • [T7] Write 0xEE to Transceiver channel register 0xB0[7:0] for both active and unused channels.
  • [T8] Write 0x07 to Transceiver channel register 0xE8[7:0] for active channels; write 0x0 to Transceiver channel register 0xE8[7:0] for unused channels.
Note: Repeat steps [T1] to [T8] for the respective active and unused Transceiver channel.

Ethernet configuration:

  • [E1] Write 0x32A9E to Ethernet register 0x37A
  • [E2] Write 0x9FFD81E8 to Ethernet register 0x40B
  • [E3] Clear bits [3] and [9] of Ethernet register 0x30E (Disable RX PCS Alignment)

RS-FEC configuration:

  • [R1] Write 0x0F00 to RS-FEC register 0x04 (Re-enable RS-FEC)
  • [R2] Write 0x0000 to RS-FEC register 0x10
  • [R3] Write 0x1111 to RS-FEC register 0x14
  • [R4] Write 0x0080 to RS-FEC register 0x30
  • [R5] Write 0x08 to RS-FEC register 0x40
  • [R6] Write 0x08 to RS-FEC register 0x44
  • [R7] Write 0x08 to RS-FEC register 0x48
  • [R8] Write 0x08 to RS-FEC register 0x4C