E-Tile Hard IP Intel Agilex® 7 Design Example User Guide: Ethernet, E-tile CPRI PHY and Dynamic Reconfiguration

ID 683860
Date 8/08/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1.6. Testing the E-tile Ethernet IP for Intel Agilex® 7 FPGA Hardware Design Example

After you compile the E-tile Ethernet IP for Intel Agilex® 7 FPGA core design example and configure it on your Intel Agilex® 7 device, you can use the System Console to program the IP core and its embedded Native PHY IP core registers.