E-Tile Hard IP Intel Agilex® 7 Design Example User Guide: Ethernet, E-tile CPRI PHY and Dynamic Reconfiguration

ID 683860
Date 8/08/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.2.1. Features

  • TX and RX serial loopback mode
  • Generate the design example with RS-FEC feature
  • PMA adaptation
  • Supports TX and RX external loopback mode when you turn on PMA adaptation feature
  • Basic packet checking capabilities including round trip latency count
  • Ability to use System Console to reset the design for re-testing purpose