External Memory Interfaces Arria® 10 FPGA IP User Guide

ID 683106
Date 4/01/2024
Public
Document Table of Contents

4.1.3.12. afi_half_clk for LPDDR3

AFI half-rate clock interface

Table 88.  Interface: afi_half_clkInterface type: Clock Output
Port Name Direction Description
afi_half_clk Output Clock running at half the frequency of the AFI clock afi_clk