External Memory Interfaces Arria® 10 FPGA IP User Guide

ID 683106
Date 4/01/2024
Public
Document Table of Contents

4.4.18. sideband6

address=49(32 bit)

Field Bit High Bit Low Description Access
mr_cmd_ack 0 0

Register Command In Progress. When asserted, indicates Mode Register Command in progress.

Read