E-tile Hard IP Intel® Stratix® 10 Design Examples User Guide: Ethernet, CPRI PHY, and Dynamic Reconfiguration

ID 683578
Date 3/06/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.6. Dynamic Reconfiguration Flow for 25GbE PTP FEC to 25GbE PTP Non-FEC

This section provides a sequential flow for dynamic reconfiguration of 25GbE PTP FEC configuration to 25GbE PTP Non-FEC configuration. For other variations, you can refer to the generated C file that provides comprehensive information through comments.
  1. Assert the i_sl_tx_rst_n and i_sl_rx_rst_n reset signals.
  2. Disable Serdes (via PMA attribute code 0x0001). For more information, refer to the E-Tile Transceiver PHY User Guide.
  3. Perform PMA Analog Reset. For more information, refer to the E-Tile Transceiver PHY User Guide.
  4. Change the following registers:
    Table 35.  Registers: 25GbE PTP FEC to 25GbE PTP No FEC
    Block Configuration Registers Offset Register Bits From Value To Value
    ELANE txmac_ehip_cfg 0x40B am_period[31:15] 17'd81916 17'd81919
    flowreg_rate [8:6] 3’b011 3’b011
    am_width [5:3] 3’b100 3’b001
    phy_ehip_pcs_modes 0x30E use_aligner [9] 1’b0 1’b1
    use_am_insert [4] 1’b1 1’b0
    use_stripper [3] 1’b0 1’b1
    RS-FEC rsfec_top_clk_cfg 0x004 fec_lane_ena [11:8] 4’b1xxx 4’b0xxx
    rsfec_top_tx_cfg 0x010 core_tx_in_sel3 [14:12] 3’b001 3’b110
    rsfec_top_rx_cfg 0x014 core_rx_out_sel3 [13:12] 2’b01 2’b00
    Transceiver xcvrif_ctrl0 (0x4) 0x004 cfg_tx_data_in_sel [4:2] 2’b01 2’b00
    xcvrif_ctrl0 (0x5) 0x005 cfg_clk_en_fec_d2_tx [13] 1’b1 1’b0
    cfg_clk_en_pcs_d2_tx [12] 1’b0 1’b1
    xcvrif_ctrl0 (0x7) 0x007 cfg_rx_fifo_clk_sel [30:29] 2’b00 2’b10
    xcvrif_ctrl0 (0x37) 0x037 rxbit_cntr_pma [7] 1’b0 1’b1
    cfg_rx_bit_counter_rollover 0x036[3:0], 0x035, 0x034 - 20‘h14803 20‘h18A03
  5. Adjust the phase offset of a recovered clock using the RX Phase Slip (via PMA attribute code 0x000E). For more information, refer to the E-Tile Transceiver PHY User Guide.
  6. Enable Serdes (via PMA attribute code 0x0001). For more information, refer to the E-Tile Transceiver PHY User Guide.
  7. Enable internal serial loopback (via PMA attribute code 0x0008). For more information, refer to the E-Tile Transceiver PHY User Guide.
  8. Deassert the i_sl_tx_rst_n and i_sl_rx_rst_n reset signals.
  9. Wait until:
    PIO_OUT[4:0] =0x1F(o_rx_ptp_raedy, o_tx_ptp_ready, o_sl_rx_pcs_ready, o_sl_rx_block_lock, o_ehip_ready asserted)
  10. Send packets for RX CDR deskew training, wait until:
    PIO_OUT[4] =0x1 (o_rx_ptp_ready asserted)
  11. Clear ELANE statistic counters.
  12. Enable packet generator to send 20 packets data.
  13. Check TX packet count statistic counter to ensure all the packets are sent, then stop packet generator.
  14. Check for the expected packets to be received by packet checker.